

Hardware Multithreading













- 1. Minimize the architectural impact on conventional superscalar design.
- 2. Minimize the performance impact on a single thread.
- 3. Achieve significant throughput gains with many threads.









Bottlenecks of the Baseline Architecture

- Instruction queue full conditions (12-21% of cycles)
 - Lack of parallelism in the queue.
- Fetch throughput (4.2 instructions per cycle when queue not full)

Improving Fetch Throughput

- The fetch unit in an SMT architecture has two distinct advantages over a conventional architecture.
 - Can fetch from multiple threads at once.
 - Can choose which threads to fetch.

Improved Fetch Performance

- Fetching from 2 threads/cycle achieved most of the performance from multiplethread fetch.
- Fetching from the thread(s) which have the fewest unissued instructions inflight significantly increases parallelism and throughput.



This SMT Architecture, then:

- Borrows heavily from conventional superscalar design.
- Minimizes the impact on single-thread performance
- Achieves significant throughput gains over the superscalar (2.5X, up to 5.4 IPC).

Multithreading Models

- Coarse-grain switch contexts (typically several cycles) on long-latency event.
 - MIT Alewife
- Fine-grain switch contexts every cycle.
 - HEP, Tera
- Simultaneous Multithreading
 - Compaq 21464, Intel Pentium 4, Power 5
- Pros, cons, issues, ... ?



- <u>Balanced Multithreading: Increasing Throughput Via</u> <u>a Low Cost Multithreading Hierarchy</u>, Eric Tune, Rakesh Kumar, Dean M. Tullsen, Brad Calder, In *Micro 2004.*
- Combines SMT and coarse-grain multithreading.















- Full/empty bits on memory
- Randomized memory (why??)
- No bypassing
- Explicit-dependence lookahead
- LIW
- No caches
- High-bandwidth network
- Which of these are related to multithreading?



- Why simultaneous multithreading?
- Long-term solution?
- When won't it work?
- What next?